

COMPAL CONFIDENTIAL

MODEL NAME : Bullseye TGL

PCB NO : DA8001NI000

PCB 2X2 LA-K033P REV0 M/B 1 S

TGL-U+N17S-G3+MEC1515  
(DSC)  
2020-09-01  
REV : 1.0 (A00)

TGL CPU QS

UC1

SA0000DRS1L

QS\_I3@

S IC A31 FH8069004531502 QVBG B1 3G S

UC1

SA0000DRR1L

QS\_I5@

S IC A31 FH8069004530601 QVBD B1 2.4G S

UC1

SA0000DRG1L

QS\_I7@

S IC A31 FH8069004529905 QVBA B1 2.8G S

TGL CPU Base-U

UC1

SA0000DXG0L

PENTIUM@

S IC A31 FH8069004531802 QVBK B1 2G S

UC1

SA0000DXH0L

CELERON@

S IC A31 FH8069004531901 QVBS B1 1.8G S

TGL CPU R3

UC1

SA0000DTV2L

R3\_I3@

S IC FH8069004531602 SRK08 B1 3G A31 I

UC1

SA0000DTU2L

R3\_I5@

S IC FH8069004531301 SRK05 B1 2.4G A31 I

UC1

SA0000DTT2L

R3\_I7@

S IC FH8069004530104 SRK02 B1 2.8G A31 I

DAZ part number


DAZ2X200201 - GCE

DAZ2X200202 - TRIPOD

DAZ2X200203 - HSB

DAZ2X200204 - TMT

Layout Dell logo




COPYRIGHT 2014  
ALL RIGHT RESERVED  
REV: X01  
PWB: 9HTP8

@ : Un-pop Component  
DIS@/DISRF@ : GPU Surpport  
M\_STRAP@/H\_STRAP@/S\_STRAP@ : VRAM strap pin  
2G\_G5@/4G\_G5@ : 2G GDDR5 / 4G GDDR5 VRAM  
UMA@ : not Support external Graphic card  
N3@/V3@ : Inspiron/Vostro  
MSFT@/NMSFT@ : MSFT SKU / Normal SKU  
G3@ : Support G3 sharing SPI topology  
CNV@ : Support CNVi function  
S5LID@/LID@ : Support S5 LID power up Function/Normal LID close  
ES\_I3@/ES\_I5A@/ES\_I5B@/ES\_I7@ : TGL-U QS Sample  
STG@ : C10\_gate control VCCSTG  
I2CTCH@/USBTCH@ : Touch Screen support I2C signal / USB signal  
BASE@/PREM@ : Pentium,Celeron/i3,i5,i7  
I2CPAD@/PS2PAD@ : EC use I2C touch PAD signal(or PS2)  
JP@/JUMP@/PJP@ : JUMP  
100@/1000@ : 10/100 LAN / Giga-LAN  
PRO@/ICPRO@ : only LCDVDD protection/Hinge up protection Support  
EMI@/ESD@/RF@ : EMI, ESD and RF Component  
@EMI@/@ESD@/@RF@ : EMI, ESD and RF Un-POP Component  
CMC@ : XDP Component  
CONN@ : Connector Component  
KBBL@ : KB Backlight  
TPM@/NTPM@ : HW TPM/SW TPM  
750\_CTPM@ : 750 and china TPM  
CTPM@/ST\_CTPM@ : China TPM/ST China TPM  
FFS@ : Free Fall Sensor  
TYPEC@/NTYPEC@ : Support TypeC/non-TypeC  
TYPEC@EMI@/TYPEC@ESD@: EMI, ESD ,TypeC Component  
LBIST@/LBIST@RF@ : LBIST for LCD monitor  
N17S\_G3\_R3@/N17S\_G3\_R1@ : N17S-G3-A1\_BGA\_595P GPU  
TP@/CMC@TP@ : Test Point/XDP Test Point  
DISPCB@/UMAPCB@ : PCB MB

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-K033P
				Date:	Wednesday, September 16, 2020
				Sheet	1 of 101
				Rev	1.0

Block Diagram



POWER STATES

Signal State	SLP S3#	SLP S4#	SLP S5#	ALWAYS PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM) / M3	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M3	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M3	LOW	LOW	LOW	ON	OFF	OFF	OFF
G3	OFF	OFF	OFF	OFF	OFF	OFF	OFF
DS3	---	---	---	---	---	---	---

USB 2.0	DESTINATION
1	USB2.0 port1
2	USB2.0 Port2
3	USB2.0 port3, IO/B
4	Typec-C
5	Finger printer
6	CCD
7	Card reader , IO/B
8	Touch screen
9	Reserved
10	BT

Board ID & Model ID Table

Bullseye TGL			
NBDR	SKU	Model-ID (RE4 PD-100K)	Board-ID (RE2 PD-100K)
	UMA	RE3 PU-10K	RE1 PU-10K -EVT RE1 PU-17.8K -DVT1 RE1 PU-27.0K -Reserve RE1 PU-37.4K -DVT2 RE1 PU-49.9K -Reserve RE1 PU-64.9K -Pilot RE1 PU-82.5K -Reserve
	DSC - N17S-G3	RE3 PU-17.8K	

Voltage Rails

Power Plane	Descript i on	S0	S3	S4/S5	G3
+19V_ADPIN	Adapter power supply	N/A	N/A	N/A	N/A
+17.4V_BATT++	Bat t e r y power supply	N/A	N/A	N/A	N/A
+19VB	AC or bat t e r y power rail f o r Syste m	N/A	N/A	N/A	N/A
+RTC_SOC	RTC power	ON	ON	ON	ON
+3VALW_DSW	+3VALW power for PCH DSW rails	ON	ON	ON*	OFF
+5VALW	System +5V always on power rail	ON	ON	ON*	OFF
+3VALW	System +3V always on power rail	ON	ON	ON*	OFF
+1.8V_PRIM	System +1.8V always on power rail	ON	ON	ON*	OFF
+1.0V_PRIM	System +1.0V always on power rail	ON	ON	ON*	OFF
+1.2V_DDR	DDR4 +1.2V power rail	ON	ON	OFF	OFF
+2.5V_MEM	DDR4 +2.5V power rail	ON	ON	OFF	OFF
+0.6V_DDR_VTT	DDR +0.6VS power rail for DDR terminator	ON	OFF	OFF	OFF
+VCCIN_AUX	CPU and PCH merged auxiliary power rail	ON	ON	ON	OFF
+VCCST	+1.05 VCCST power rail	ON	ON	ON	OFF
+VCCSTG	+1.05 VCCSTG power rail	ON	OFF	OFF	OFF
VCCPLL	+1.05 VCCPLL power rail	ON	ON	ON	OFF
+VCC_IN	Core voltage for CPU	ON	OFF	OFF	OFF
+3VLP	+19VB to +3VLP power rail for suspend power	ON	ON	ON	OFF
+3VALW_DSW	+19VB to DSW power rail for suspend power	ON	ON	ON	OFF
+3VALW_PCH	+3VALW power for PCH suspend rails	ON	ON	ON*	OFF
+5VS	System +5VS power rail	ON	OFF	OFF	OFF
+3VS	System +3VS power rail	ON	OFF	OFF	OFF
+1.35V_MEM_GFX	+1.35V power rail for GPU	ON	OFF	OFF	OFF
+3VGS	+3V power rail for GPU	ON	OFF	OFF	OFF
+1.8VGS	+1.8V power rail for GPU	ON	OFF	OFF	OFF
+0.95VSDGPU	+0.95V power rail for GPU	ON	OFF	OFF	OFF

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF

RE: ICL N3V3 MLK High Power Consumption on VCCIN\_AUX Under S3/S5

Wu, Eddie <eddie.wu@intel.com>

邮件日期: 2019/6/6 (週四) 下午 09:41

收件者: Chiu David (TPE); Chen Johnny (TPE); Hung Henry (TPE); Chang Jsy S; Lin Joe (TPE); Lai Carol (TPE); Kenny Lu@ dell.com

副本: Chen AlexCL (TPE); Cheng Gary1; Hsiao Jimmy

Hi David,  
VCCIN\_AUX only down to 0V while SLP\_S0# is asserted.  
On S3 mode, it only can down to 1.1V. Thanks.

Best Regards,  
Eddie Wu +886-2-66221110

10.12.4 Power States

Table 207. System with M3 State Supported

Rails	SKUs	S0/M0 3	C102	S0ix/M-off <sup>4</sup>	S3/M3	S3/M-off	S4 and S5/M3	S4 and S5/M-off	Deep S4/S5	G3 <sup>1</sup>
VCCRTC	All	ON	ON	ON	ON	ON	ON	ON	ON	ON
VCCDSW_3P3	All	ON	ON	ON	ON	ON	ON	ON	ON	No Power
VBATA (VDC)	All	ON	ON	ON	ON	ON	ON	ON	ON	No Power
V5.0A	All	ON	ON	ON	ON	ON	ON	ON	OFF	No Power
VCCPRIM_3P3	All	ON	ON	ON	ON	ON	ON	ON	OFF	No Power
VCCPRIM_1P8	All	ON	ON	ON	ON	ON	ON	ON	OFF	No Power
VCC_VNNEXT_1 P05	All	ON	ON	ON	ON	ON	ON	ON	OFF	No Power
VCC_V1P05EXT_1P05	All	ON	ON	ON	ON	ON	ON	ON	OFF	No Power
V3.3M <sup>5</sup>	All	ON	ON	OFF	ON <sup>10</sup>	OFF	ON <sup>10</sup>	OFF	OFF	No Power
V1.8M <sup>5</sup>	All	ON	ON	OFF	ON <sup>10</sup>	OFF	ON <sup>10</sup>	OFF	OFF	No Power
VDDQ	All	ON	ON	ON	ON	ON	OFF	OFF	OFF	No Power
V2.5U (VPP)	All	ON	ON	ON	ON	ON	OFF	OFF	OFF	No Power
VCCST	All	ON	ON	ON	ON <sup>13</sup>	ON <sup>13</sup>	OFF <sup>6</sup>	OFF <sup>6</sup>	OFF	No Power
VCCSTG	All	ON	OFF <sup>2</sup>	OFF	OFF	OFF	OFF	OFF	OFF	No Power
V3.3S	All	ON	ON	ON	OFF	OFF	OFF	OFF	OFF	No Power
VCCIN	All	ON	ON	ON <sup>11</sup>	OFF	OFF	OFF	OFF	OFF	No Power
VCCIN_AUX	All	ON	ON	ON <sup>11</sup>	OFF <sup>14</sup>	OFF <sup>14</sup>	OFF <sup>14</sup>	OFF <sup>14</sup>	OFF	No Power

Note : VCCIN\_AUX only down to 0V while SLP\_S0# is asserted. On S3 mode, it only can down to 1.1V.

USB3.0	PCIE	SATA	DESTINATION
USB3.0-1	PCIE-1		USB3.0 (MB)(Type-A)
USB3.0-2	PCIE-2		USB3.0 (MB)(Type-A)
USB3.0-3	PCIE-3		USB3.0 (Type-C)
USB3.0-4	PCIE-4		USB3.0 (Type-C)
	PCIE-5		PCIE SSD
	PCIE-6		PCIE SSD
	PCIE-7		PCIE SSD
	PCIE-8		PCIE SSD
	PCIE-9		LOM
	PCIE-10		WLAN
	PCIE-11	SATA-0	SATA HDD
	PCIE-12	SATA-1	NC
	PCIE4 - 0		GPU
	PCIE4 - 1		GPU
	PCIE4 - 2		GPU
	PCIE4 - 3		GPU


Figure 77. High Speed I/O (HSIO) Lane Multiplexing in PCH-LP (UP3)

Flex HSIO Lane	0	1	2	3	4	5	6	7	8	9	10	11
HSIO Type and Lane	USB 3.2 Gen 1x1/2x1 #1	USB 3.2 Gen 1x1/2x1 #2	USB 3.2 Gen 1x1/2x1 #3	USB 3.2 Gen 1x1/2x1 #4	PCIE * #5	PCIE * #6	PCIE * #7	PCIE * #8	PCIE * #9	PCIE * #10	PCIE * #11	PCIE * #12
	PCIE * #1	PCIE * #2	PCIE * #3	PCIE * #4			GbE	GbE	GbE		SATA 0	SATA 1


Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Notes List	
2018/04/01		2019/04/01		LA-K033P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Date: Friday, September 11, 2020		Sheet 3 of 101	

DELL CONFIDENTIAL/PROPRIETARY




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





Power Up Sequence  
G3 to S0







GPIO	DEVICE CONTROL
USB_OC0#	USB Port (MB)
USB_OC1#	USB Port (IO)
USB_OC2#	TYPE-C
USB_OC3#	NA
DEVSLP0	HDD
DEVSLP1	NA
DEVSLP2	M.2 SSD




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/10/01	Deciphered Date	2018/10/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>P006 - TGL-U(1/13)TCSS,EDP</b>
Size	Document	Number	Rev	1.0
Date:	Friday, September 11, 2020	Sheet	6	of 100

## DIMM TYPE

1 : Interleave

0 : Non-Interleave


The signal has a weak internal pull-down.



## BOOT STRAP 3

GPP\_H2 (Weak internal PD 20K)


This is bit 3 of a total of 4-bit encoded pin straps for boot configuration.



## BOOT STRAP 2

GPP\_H1 (Weak internal PD 20K)


This is bit 2 of a total of 4-bit encoded pin straps for boot configuration.



## BOOT STRAP 1


GPP\_H0 (Weak internal PD 20K)

This is bit 1 of a total of 4-bit encoded pin straps for boot configuration.








## Reserved

GPP\_F7 (Weak internal PD 20K)






## Reserved

GPP\_F10 (Weak internal PD 20K)








ESD Request: CC944 place near to RC35  
CC945 place near to DC5



Pin Name	TS_DET#
TOUCH	HIGH
Non TOUCH	LOW

Panel TOUCH DETECT#



eDP enable strap

0 : enable

1 : disable

PEG Training

0 : PEG wait for BIOS training

1 : PEG tranin immediately following RESET# de-assertion

1 --> (default)

PEG60 Lane Reversal

0 : Reseved






1 : Normal

1 --> (default)

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/10/01	Deciphered Date	2018/10/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<p>P007 - TGL-U(2/13)/MISC.MPI160</p> <p>Size Document Number</p> <p>LA-K033P</p> <p>Date: Friday, September 11, 2020 Sheet 7 of 100</p>











For 2 Flash + 1 TPM

R2	R3	R4
RC24 TPM@ 49.9_0201_1% SD00000T000		
RC25 TPM@ 49.9_0201_1% SD00000T000		






Use X76 control UC5 and UC6

X7687131184 - Winbond

X7687131185 - Gigadevice

X7687131186 - XMC




Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2020/10/01	Deciphered Date	2018/10/01
Title			
P009 - TGL-U(4/13)SPI,SMB,ESPI			
Size	Document Number	Rev	1.0
LA-K033P		Date	Friday, September 11, 2020
Sheet		9	of 100

**NO REBOOT**


**GPP\_B18/GSPI0\_MOS (Internal 20 K Pull Down)**

**0 = REBOOT ENABLED**

**1 = NO REBOOT (This function is useful when running ITP/XDP).**



- Reserve for FFS




0= Table Mode  
1= Exit Table Mode

```


ISH_GP0 for Main Accelerometer (KB Board)INT#
ISH_GP1 for 2nd Accelerometer (Camera Board)INT#
ISH_GP2 for TABLE_MODE#
ISH_GP3 for ALS_ALERT#
ISH_GP4 for NB_MODE#(N/A)
ISH_GP5 for NB_LID#(N/A)
ISH_GP6 for TAB_LID#(N/A)
ISH_GP7 for Proximity sensor(Camera)INT#

```




**GPP\_R2/HDA\_SDO (Internal 20 K Pull Down)**

1 = DISABLE (ME can update)



REV 1.8		
	GPP_R0/HDA_BCLK/I2S0_SCLK	DR38 HDA BIT_CLK
	GPP_R1/HDA_SYNC/I2S0_SFRM	DU37 HDA SYNC
	GPP_R2/HDA_SDO/RS2_TXD	DT37 HDA SDOUT
	GPP_R3/HDA_SDO/I2S0_RXD	DU37 HDA SDIN0
	GPP_R4/HDA_RST#	DV41
	GPP_A7/I2S2_SFRM/CNV_RF_RESET#/DMIC_CLK_A0	DL53 3.3V DMIC PCH CLK_R
	GPP_A8/I2S2_SFRM/CNV_RF_RESET#/DMIC_DATA_0	DL51 3.3V DMIC PCH DATA
	GPP_A9/I2S2_TXD/MODEM_CLK/REQ_CTR_XTAL_CLKREQ/DMIC_CLK_A1	DL50 TOUCH_SCREEN_RST
	GPP_A11/PMC_I2C_SDA/I2S3_SCLK	DL49 DGPU PWR EN_A9
	GPP_A13/PMC_I2C_SCL/I2S3_TXD/DMIC_CLK_B0	DL52 GPP_A11 PAD-D 1
	SNDR_RCOMB	DH49 BT_RADIO_DISE
		DF33 SMDW_FRCMPM





<b>Pin Name</b>	<b>VRAM_ID</b>
<i><b>LOW</b></i>	<i><b>2GB GDDR5</b></i>
<i><b>HIGH</b></i>	<i><b>4GB GDDR5</b></i>














### Strap Pin

Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>P010 - TGL-U(5/13)HDA,I2C,ISH</b>	
Issued Date	2020/10/01	Deciphered Date	2018/10/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size <b>LA-K033P</b>	Document Number Rev 1.0
				Date: Friday, September 11, 2020	Sheet 10 of 100

SSD --> C <68> CLK\_PCIE\_P4 <68> CLK\_PCIE\_N4  
LAN --> C <51> CLK\_PCIE\_P2 <51> CLK\_PCIE\_N2  
WLAN --> C <52> CLK\_PCIE\_P1 <52> CLK\_PCIE\_N1  
GPU --> C <27> CLK\_PEG\_P0 <27> CLK\_PEG\_N0



PDG\_An RC delay circuit with a time delay in the range of 18 - 25 ms should be provided. The circuit should be connected to VCRCYC.












Figure 156. Supported PCH PCI Express\* Link Configurations

PCH-LP		PCIe* Controller #1				PCIe* Controller #2				PCIe* Controller #3			
Flex I/O Lanes		0	1	2	3	4	5	6	7	8	9	10	11
PCIe* Lanes		1	2	3	4	5	6	7	8	9	10	11	12
Link Lanes	1x4	0	1	2	3	0	1	2	3	0	1	2	3
	1x4 LR	3	2	1	0	3	2	1	0	3	2	1	0
	2x2	0	1	0	1	0	1	0	1	0	1	0	1
	1x2+2x1	0	1	0	0	0	1	0	0	0	1	0	0
	2x1+1x2	0	0	1	0	0	0	1	0	0	0	1	0
	4x1	0	0	0	0	0	0	0	0	0	0	0	0
Base-U	1x4					RP5				RP9			
	1x4 LR					RP5				RP9			
	2x2					RP5		RP7		RP9		RP11	
	1x2+2x1					RP5		RP7	RP8	RP9		RP11	RP12
	2x1+1x2					RP8	RP7	RP5		RP12	RP11	RP9	
	4x1					RP5	RP6	RP7	RP8	RP9	RP10	RP11	RP12
Premium-U	1x4	RP1				RP5				RP9			
	1x4 LR	RP1				RP5				RP9			
	2x2	RP1		RP3		RP5		RP7		RP9		RP11	
	1x2+2x1	RP1		RP3	RP4	RP5		RP7	RP8	RP9		RP11	RP12
	2x1+1x2	RP4	RP3	RP1		RP8	RP7	RP5		RP12	RP11	RP9	
	4x1	RP1	RP2	RP3	RP4	RP5	RP6	RP7	RP8	RP9	RP10	RP11	RP12
Premium-Y	1x4	RP1								RP9			
	1x4 LR	RP1								RP9			
	2x2	RP1		RP3				RP7		RP9		RP11	
	1x2+2x1	RP1		RP3	RP4			RP7	RP8	RP9		RP11	RP12
	2x1+1x2	RP4	RP3	RP1						RP12	RP11	RP9	
	4x1	RP1	RP2	RP3	RP4			RP7	RP8	RP9	RP10	RP11	RP12









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/10/01	Deciphered Date	2018/10/01	Title	P013 - TGL-U(8/13)CSL,CNVi
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-K033P	Rev 1.0
Date: Friday, September 11, 2020				Sheet	13 of 100













- 1.The total Length of Data and Clock (from CPU to each VR) must be equal ( $\pm 0.1$  inch).
  - 2.Route the Alert signal between the Clock and the Data signals.
- CAD Note: Place the PU resistors close to CPU



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/10/01	Deciphered Date	2018/10/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-K033P
Date:		Friday, September 11, 2020		Sheet	14 of 100




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2020/10/01		Deciphered Date		2018/10/01		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								P015 - TGL-U(10/13)CPU PWR			
								Size	Document Number	Rev	
								LA-K033P		1.0	
								Date: Friday, September 11, 2020		Sheet 15 of 100	




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2020/10/01		Deciphered Date		2018/10/01		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						P016 - TGL-U(11/13)PCH Power					
						Size		Document Number		Rev	
						LA-K033P		1.0			
Date:		Friday, September 11, 2020		Sheet		16 of 100					





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2020/10/01	Deciphered Date	2018/10/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					P017 - TGL-U(12/13)GND
					Size Document Number
					LA-K033P
Date: Friday, September 11, 2020					Rev 1.0
Sheet 17 of 100					

ES1 Workaround Circuit  
Intel Document Number: 614056



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2020/10/01	Deciphered Date	2018/10/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P018 - TGL-U(13/13)RSVD	
				Size	Rev
				Document Number	1.0
				LA-K033P	
Date:		Friday, September 11, 2020		Sheet	18 of 100

Main Function:

Reserve

Security Classification		Compal Secret Data				<i>Compal Electronics, Inc.</i>						
Issued Date		2014/09/08		Deciphered Date		2013/10/28						
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Title						
						<i>(RSVD)</i>						
						Size	Document Number			Rev		
							<i>LA-K033P</i>			1.0		
						Date:	Friday, September 11, 2020		Sheet	19	of	101

Main Function:

Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2014/09/08	Deciphered Date	2013/10/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		(RSVD)				
		Size	Document Number			Rev
			LA-K033P			1.0
Date:		Friday, September 11, 2020		Sheet	20	of 101



Main Function:

Reserve

Security Classification		Compal Secret Data				<i>Compal Electronics, Inc.</i>							
Issued Date		2014/09/08		Deciphered Date		2013/10/28		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						(RSVD)							
						Size		Document Number			Rev		
								LA-K033P			1.0		
						Date:		Friday, September 11, 2020		Sheet		21 of 101	


Main Function:

Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2014/09/08	Deciphered Date	2013/10/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		(RSVD)				
		Size	Document Number			Rev
			LA-K033P			1.0
Date:		Friday, September 11, 2020		Sheet	22	of 101

# CHANNEL-M0


BOT: DIMM1 (JDIMM2 CONN) Non-ECC DIMM





SPD ADDRESS FOR CHANNEL A :

SA0 = 0; SA1 = 0; SA2 = 0.





## Non-Interleaved Memory



## REVERSE TYPE (5.2 mm)




### Decoupling Cap.\_Channel A




Part Number:SP07001JH00  
Part Value:S SOCKET LOTES ADDR0208-P001A 260P DDR4

# CHANNEL-M1


BOT: DIMM2 (JDIMM1 CONN) Non-ECC DIMM




SPD ADDRESS FOR CHANNEL B :  
SA0 = 0; SA1 = 1; SA2 = 0.




## Decoupling Cap.\_Channel B



# Non-Interleaved Memory



# STD (5.2 mm)



Part Number:SP07001HY00  
Part Value:S SOCKET LOTES ADDR0207-P001A 260P DDR4

08/30  
Update Table 4-26 for DDR4 SO-DIMM Decoupling Caps  
572907\_ICL\_UY\_PDG\_Rev0p7 Page.99

Table 4-26. DDR4 SODIMM Power Plane Decoupling

Memory Configuration	Power Domain	Decoupling Location	Qty x $\mu$ F (size)
DDR4 SODIMM 1DPC	VDDQ/ VDD	4 near each side of the DIMM connector close to VDD pins	16x 10 $\mu$ F (0603)
		4 near each side of the DIMM connector close to VDD pins	16x 1 $\mu$ F (0402)
		placeholder	1x 330 $\mu$ F (7343)
	VTT	Place on VTT plane close to DIMM 1 cap stuffed, 1 placeholder	2x 10 $\mu$ F (0603)
		Place on VTT plane close to DIMM	4x 1 $\mu$ F (0402)
	VPP	DIMM pin side, 1 per DIMM	2x 10 $\mu$ F (0603)
		DIMM pin side, 1 per DIMM	2x 1 $\mu$ F (0402)
	VDDSPD	Place close to DIMM	2x 0.1 $\mu$ F (0402)
		Place close to DIMM	2x 2.2 $\mu$ F (0402)

Note:  
1. Total quantity is referring to 2 channels.



Main Function:

Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				(RSVD)	
				Size	Rev
				Document Number	1.0
				LA-K033P	
Date:		Friday, September 11, 2020		Sheet	25 of 101

Main Function:

Reserve


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				(RSVD)	
				Size	Rev
				Document Number	1.0
				LA-K033P	
Date:		Friday, September 11, 2020		Sheet	26 of 101











Main Func = GPU



**Main Func = GPU**



GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
GPIO0	IVVDD_PWM	O	PWM Output to control IIVVDD	0 to 1V8 PWM output
GPIO1	GC6M: GC6_FB_EN	O	FB Enable for GC6 2.1	Open Source 10 kΩ pull-down
GPIO2	GC6M: GPU_EVENT*/WAKE*	I	GPU wake signal for GC6 2.1	10 kΩ pull-up to 1V8_AOH, unless driven actively.
GPIO3	IIVVDD5_PWM	I/O	PWM output to control the IIVVDD5 power supply	0 to 1V8 output
GPIO4	GC6M: 1V8_MAIN_EN	O	GPU power sequencing for GC6 2.1	Open Drain 10 kΩ pull-up to 1V8_AOH
GPIO5	FRM_LCK*	I	Active low Frame Lock	Open Drain 10 kΩ pull-up to 1V8_AOH
GPIO6	IIVVDD_PSI*/IIVVDD5_PSI*	O	Phase Shedding (see Section 14.3.3)	10 kΩ pull-up to 1V8_AOH to enable multiple phases
GPIO7	LCD_BL_PWM	O	Panel Backlight enable	100 kΩ pull-down
GPIO8	MEM_VDD_CTL	O	Memory voltage control	Pull-up/pull-down to set the FBVDD/Q power-on voltage
GPIO9	THERM_ALERT*	I/O	Active Low Thermal Alert	Open Drain 10 kΩ pull-up to 1V8_AOH
GPIO10	MEM_VREF_CTL	O	Memory VREF Control	100 kΩ pull-down
GPIO11	LCD_VDD Quadro: Power_Brake*	Q	Panel Power enable	100 kΩ pull-down
GPIO12	PWR_LEVEL	I	AC power detect or power supply overdraw input	100 kΩ pull-up to 1V8_AOH
GPIO13	LCD_BLEN	O	LCD Panel Backlight Enable	Panel Backlight Enable
GPIO14	HPD_IFPA*	I	Hot Plug Detect for IFPA	Inverted input. See Figure 14.5
GPIO15	HPD_IFPB*	I	Hot Plug Detect for IFPB	Inverted input. See Figure 14.5
GPIO16	GC6M: SYS_PEX_RST_MON*	I	System side PCIe reset monitor	10 kΩ pull-up to 1V8_AOH unless actively driven
GPIO17	UNUSED	I/O		
GPIO18	UNUSED	I/O		
GPIO19	3D Vision	O	3D Vision L/R Signal	100 kΩ pull-down
GPIO21	MEM_VDD_CTL	O	Frame Buffer VDD select	Open Drain; Pull-up/pull-down to set the FBVDD/Q power-on voltage at boot up
GPIO22	UNUSED	I/O		
GPIO23	GC6M: GPU_PEX_RST_HOLD*	O	GPU PCIe self-reset control	Open Drain 10 kΩ pull-up to gated 3V3







Table 5.5 SORx\_EXPOSED Strap Enablement for Down Designs

Row Index	Strap Pins <small>see Note</small>			Resulting SORX_EXPOSED Enablements			
	ROM_SO	ROM_SI	ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
15	L	L	L	ENABLED	ENABLED	ENABLED	ENABLED
14	L	L	H	ENABLED	ENABLED	ENABLED	disabled
13	L	H	L	ENABLED	ENABLED	disabled	ENABLED
12	L	H	H	ENABLED	ENABLED	disabled	disabled
8	H	H	H	ENABLED	disabled	disabled	disabled
0	H	H	M	disabled	disabled	disabled	disabled
	M	X	X	(Reserved; do not configure)			
	All other Strap Configurations			(Reserved)			



### Internal Thermal Sensor

Table 5.6 SMB ALT\_ADDR, DEVID\_SEL, PCIE\_CFG, VGA\_DEVICE

Strap Pins <sup>Note 1</sup>			Functions Selected by This Strapping			
STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0
L	L	H	0	0	0	1
L	H	L	0	0	1	0
L	H	H	0	0	1	1
H	L	L	0	1	0	0
H	L	H	0	1	0	1
H	H	L	0	1	1	0
H	H	H	0	1	1	1

SMB_ALT_ADDR	
Low	Single GPU
High	Dual GPU

DEVID_SEL	
Low	Original Device ID
High	Re-brand Device ID

VGA_DEVICE	
Low	3D Device
High	VGA Device












PCIE_CFG	
Low	Normal signal swing
High	Reduce the signal amplitude


Table 6. N17S-G0/G2/G3/G4 GDDR5 Recommended Memories

Memory Density	Allowed Memory Configuration	FBDVD/Q	Vendor	Manufacturer P&T Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	256Mx32 512Mx16	1.35V	Micron	MT51J26M432HF-80:B	B-die	0x9	8 Gbps	N/A	Full	Production ready
			Hynix	H5GCH824JR-R2C	A-die	0xA	8 Gbps	N/A	Full	Production ready
			SamSung	K4G80325FC-HC25	C-die	0x3	8 Gbps	N/A	Full	Post-production ready

Notes:

1. For N175-G0/G2/G3/G4, the maximum allowable memory case temperature is 85 °C.
2. N175-G0/G2 running at 3.0 GHz (without intent to run 3.5 GHz at a later stage) can also use the memory configurations in Table 4 for N175-G1.

RAM_CFG	STRAP2	STRAP1		STRAP0
0x09 (LML) <b>M2G</b>	 RV388 M_STRAP@	 RV390 M_STRAP@	 RV51 M_STRAP@	 RV383 M_STRAP@
0x0A (LMH) <b>H2G</b>	 RV388 H_STRAP@	 RV390 H_STRAP@	 RV51 H_STRAP@	 RV384 H_STRAP@
0x03 (LHH) <b>S2G</b>	 RV388 S_STRAP@		 RV51 S_STRAP@	 RV384 S_STRAP@



Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>		
Issued Date	2018/08/31	Deciphered Date	2019/08/06	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>NV(4/5)-GPIO/Strap</b> Size    Document Number    Rev 1.0		
				<b>LA-K033P</b>		
				Date: Friday, September 11, 2020    Sheet 30 of 101		











# Main Func = GPU

For GC6



Can set GPIO to 1.8V to cost down level shift circuit  
if pop RV5012 need check double PU

GC6\_FB\_EN1V8 RV5012 1 @ 2 0 0201 5% GC6\_FB\_EN3V3





For VRAM DEBUG using



## GDDR5\_BGA170\_MIRR COMMAND MAP

CMD0	CS*
CMD1	A3_BA3
CMD2	A2_BA0
CMD3	A4_BA2
CMD4	A5_BA1
CMD5	WE*
CMD6	A7_A8
CMD7	A6_A11
CMD8	ABT*
CMD9	A12_RFU
CMD10	A0_A10
CMD11	A1_A9
CMD12	RAS*
CMD13	RST*
CMD14	CKE*
CMD15	CAS*
CMD16	CS*
CMD17	A3_BA3
CMD18	A2_BA0
CMD19	A4_BA2
CMD20	A5_BA1
CMD21	WE*
CMD22	A7_A8
CMD23	A6_A11
CMD24	ABT*
CMD25	A12_RFU
CMD26	A0_A10
CMD27	A1_A9
CMD28	RAS*
CMD29	RST*
CMD30	CKE*
CMD31	CAS*



From DG-07158-001\_v05\_secured (NVIDIA Spec)

## 7.1.8 CKE\* Signal

Two copies of the clock enable signal (CKE\*) are provided for each memory partition of the GPU (Figure 7-4). These are connected to two DRAM components in the standard mode as point-to-point connections. The two signals are shared in the clamshell mode that will have four DRAM components (Figure 7-5). The CKE\* signal requires a 10 kΩ pull-up resistor. This pull-up placement is not critical. The ODT is not provided for these signals.




Figure 7-4. Clock Enable (CKE\*) Signal Connection, x32 Mode

## 7.1.7.3 RST\* Signal

Each channel (32-bit interface) of the GPU provides a single reset signal (Figure 7-3). This is connected to one DRAM component in the standard mode and two DRAM components in the clamshell mode. This signal requires one 10 kΩ pull-down resistor in standard mode or in clamshell mode. The placement of this pull-down resistor should be at the end of the daisy-chain of this trace. The ODT is not provided for this signal.




Figure 7-3. Reset Signal Connection

Rail (GPU Ball) Name	Balls	Voltage; Current	Filtering under GPU	Filtering Near GPU
FBA_PLL_AVDD	1	1.8V	2 X 0.1uF (0402 X7R)	1 X 30Ω bead (0603 max ESR 10 mΩ)
FBB_PLL_AVDD	1	1.8V	0.1uF (0402 X5R)	1 X 22uF (0805)
FB_REFP_LAVDD	1	1.8V	0.1uF (0402 X5R)	1 X 22uF (0805)

Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/08/31	Deciphered Date	2019/08/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Reserve	
				Size	Rev
				LA-K033P	
Date:		Friday, September 11, 2020		Sheet	32 of 101



Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/08/31	Deciphered Date	2019/08/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SMbus Block Diagram	
				Size	Rev
				Document Number	1.0
				LA-K033P	
Date:	Friday, September 11, 2020	Sheet	33	of	101

Reserve









Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/08/31	Deciphered Date	2019/08/06	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-K033P	1.0
Date:	Friday, September 11, 2020			Sheet	34	of 101

## Memory Partition A

GB2-64, GB2B-64, GB4B-128	Channel 0 0..31	GB2-64, GB2B-64, GB4B-128	Channel 1 32..63
CMD0	CS*	CMD16	CS*
CMD1	A3_BA3	CMD17	A3_BA3
CMD2	A2_BA0	CMD18	A2_BA0
CMD3	A4_BA2	CMD19	A4_BA2
CMD4	A5_BA1	CMD20	A5_BA1
CMD5	WE*	CMD21	WE*
CMD6	A7_A8	CMD22	A7_A8
CMD7	A6_A11	CMD23	A6_A11
CMD8	ABI*	CMD24	ABI*
CMD9	A12_RFU	CMD25	A12_RFU
CMD10	A0_A10	CMD26	A0_A10
CMD11	A1_A9	CMD27	A1_A9
CMD12	RAS*	CMD28	RAS*
CMD13	RST*	CMD29	RST*
CMD14	CKE*	CMD30	CKE*
CMD15	CAS*	CMD31	CAS*
GB2-64, GB2B-64, GB4B-128	Channel 0 & 1		
CMD32	Not used		
CMD33 <sup>1</sup>	Not used		
CMD34	DEBUG <sup>2</sup>		
CMD35	DEBUG <sup>1</sup>		

**Notes:**

1. Not available in GB2-64 and GB2B-64 packages.
2. GPU debug pins not connected to DPAAM. See section 7.1.13.






Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>		
Issued Date	2018/08/31	Deciphered Date	2019/08/06	Title <b>N17S GDDR5 A</b>		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev. 1.0
				<b>LA-K033P</b>		
Date: Friday, September 11, 2020				Sheet	35	of 101

## Memory Partition B

GB2-64, GB2B-64, GB4B-128	Channel 0 0..31	GB2-64, GB2B-64, GB4B-128	Channel 1 32..63
CMD0	CS*	CMD16	CS*
CMD1	A3_BA3	CMD17	A3_BA3
CMD2	A2_BA0	CMD18	A2_BA0
CMD3	A4_BA2	CMD19	A4_BA2
CMD4	A5_BA1	CMD20	A5_BA1
CMD5	WE*	CMD21	WE*
CMD6	A7_A8	CMD22	A7_A8
CMD7	A6_A11	CMD23	A6_A11
CMD8	ABI*	CMD24	ABI*
CMD9	A12_RFU	CMD25	A12_RFU
CMD10	A0_A10	CMD26	A0_A10
CMD11	A1_A9	CMD27	A1_A9
CMD12	RA5*	CMD28	RA5*
CMD13	RST*	CMD29	RST*
CMD14	CKE*	CMD30	CKE*
CMD15	CAS*	CMD31	CAS*
GB2-64, GB2B-64, GB4B-128	Channel 0 & 1		
CMD32	Not used		
CMD33 <sup>1</sup>	Not used		
CMD34	DEBUG <sup>2</sup>		
CMD35	DEBUG <sup>1</sup>		


**Notes:**

1. Not available in GB2-64 and GB2B-64 packages.
2. GPU debug pins not connected to DPA1. See section 7.1.13.




Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b><i>N17S GDDR5 B</i></b>	
Issued Date	2018/08/31	Deciphered Date	2019/08/06	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT OR AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	1.0
				Date:	Friday, September 11, 2020
				Sheet	36 of 101
				<b><i>LA-K033P</i></b>	



Main Func = GPU DC




Power-Up Sequence



Power-Down Sequence



Symbol	Description	Min	Max	Units
T0	GPU_EVENT# assertion period	0.001	N/A	ms
T1	1V8_MAIN_EN assertion to all power rails up and stable	0.04	4	ms




Symbol	Description	Min	Max	Units
T0	PEX_RST# assertion to GPU_PWR_EN=0	>0	5	ms
T1	All GPU power rail up and stable to PEX_RST# de-assertion	0.1	5	ms

Figure 8.4 Cold Reset Sequence Requirement for Optimus




## Main Func = LCD




**Main Func = CAM&MIC, TS**

TCH@ --> Touch Screen  
@RF@ --> RF  
I2CTCH@ --> I2C Touch Screen  
USBTCH@ --> USB Touch Screen




## Main Func = Hinge up protection





## I2C Touch Screen (Reserved)

Close to JEDP1



**USBTCH@**



## R-short 0831

## R-short 0831






Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>LCD/Cam/MIC/T.Panel</b>	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				<b>LA-K033P</b> Date: Friday, September 11, 2020	Rev 1.0 Sheet 38 of 101

Main Function:

Reserve

Security Classification		Compal Secret Data				<b>Compal Electronics, Inc.</b>					
Issued Date		2018/04/01		Deciphered Date		2019/04/01		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						<b>(RSVD)</b>					
						Size	Document Number			Rev	
						LA-K033P			1.0		
						Date:		Friday, September 11, 2020		Sheet	39

Main Func = HDMI



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI L.Shifter/Conn		
Size		Document Number		Rev		
LA-K033P		LA-K033P		1.0		
Date:		Friday, September 11, 2020		Sheet 40 of 101		

Main Function:

Security Classification		Compal Secret Data				<b>Compal Electronics, Inc.</b>									
Issued Date		2018/04/01		Deciphered Date		2019/04/01		Title							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						<b>(RSVD)</b>									
						Size	Document Number						Rev		
							<b>LA-K033P</b>						1.0		
						Date:		Friday, September 11, 2020				Sheet	41	of	101

1	2	3	4	5
A				A
B				B
C				C
D				D

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/12/24	Deciphered Date	2018/12/31	Title	TBT TYPE-C Port0 (1/2)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-K033P	1.0
Date:	Friday, September 11, 2020			Sheet	42	of 101



Main Func =

# Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2018/12/24	Deciphered Date		2018/12/31		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			
				TBT TYPE-C Port0 (2/2)			
				Size	Document Number		Rev 1.0
				LA-K033P			
				Date: Friday, September 11, 2020			
		Sheet		43	of	101	

Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2018/12/24	Deciphered Date		2018/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		
				TBT TYPE-C Port1 (1/2)		
				Size	Document Number	
				LA-K033P		
				Rev 1.0		
				Date: Friday, September 11, 2020		
				Sheet 44 of 101		

Reserve

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/12/24	Deciphered Date	2018/12/31	Title TBT TYPE-C Port1 (2/2)		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-K033P	1.0
Date:		Friday, September 11, 2020		Sheet	45	of 101

1	2	3	4	5
A				A
B				B
C				C
D				D
		Security Classification		Compal Secret Data
		Issued Date	2018/12/24	Deciphered Date 2018/12/31
		THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		
		Title		
		TBT TYPE-C Port2 (1/2)		
		Size	Document Number	Rev
			LA-K033P	1.0
		Date:	Friday, September 11, 2020	Sheet 46 of 101
1	2	3	4	5

1	2	3	4	5
A				A
B				B
C				C
D				D

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2018/12/24	Deciphered Date	2018/12/31	Title	TBT TYPE-C Port2 (2/2)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-K033P
				Date:	Friday, September 11, 2020
				Sheet	47 of 101
					Rev 1.0





Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/12/24	Deciphered Date	2018/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				TBT TYPE-C Port3 (1/2)	
				Size	Document Number
				LA-K033P	
Date: Friday, September 11, 2020		Sheet 48 of 101		Rev 1.0	






MB\_USB3.1 TypeC Conn. (Power Path)

POP  
TYPEC@  
UNPOP  
CCG5C@/TBT@





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/12/24	Deciphered Date	2018/12/31	Title	TYPE-C Power Path
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-K033P	Rev 1.0
				Date:	Friday, September 11, 2020
				Sheet	50 of 101

Main Func = LAN






+LAN\_VDD33 Rising time (10%~90%) need >0.5mS and <100mS.



	1.0V Source	RL1	CL2	CL5	CL6	CL10	CL12
RTL8111H-CG RTL8111G-CGT (71.08111.U03)	LDO	O	O	O	O	O	X
RTL8106E-CG (071.08106.0003)	LDO	X	X	X	X	X	O


## LAN CHIP 10/100/1000

RTL8111H-CG	RTL8106E-CG
SA000080P00	SA000065Y00
LDO mode	LDO mode
10/100/1000M	10/100M



Main Func = LAN

LAN TransFormer 10/100M x2




Layout note:  
30 mil spacing between MDI differential pairs.


Follow Reference Schematic 0.01uF~0.4uF

Main:  
SP050009800, S X'FORM\_ NS681611H LAN  
2nd:  
SP050006H00, S X'FORM\_ NS0014 LF LAN  
3rd:  
SP050006W00, S X'FORM\_ HD-245 10/100 PC CARD LAN

TL1 TOP, TL2 BOT




Both 100 and 1000 use 10P



Security Classification	Compal Secret Data	Title	
Issued Date	2018/04/01	Deciphered Date	2019/04/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		LAN RTL8111/RTL8106	
Date: Thursday, September 17, 2020		Sheet: 51 of 101	Rev: 0.3

Main Func = WLAN E Key CONN



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				NGFF WLAN CONN		
				Size	Document Number	Rev
					LA-K033P	1.0
				Date:	Friday, September 11, 2020	Sheet 52 of 101



Main Function: WIGIG / WIDI

Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2018/04/01	Deciphered Date	2019/04/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title		WIGIG / WIDI(RSVD)	
		Size	Document Number		Rev
			LA-K033P		1.0
Date:		Friday, September 11, 2020		Sheet	53 of 101

Main Function:

Reserve













Security Classification		Compal Secret Data				<b>Compal Electronics, Inc.</b>					
Issued Date		2018/04/01		Deciphered Date		2019/04/01		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						<b>(RSVD)</b>					
						Size	Document Number			Rev	
						LA-K033P			1.0		
						Date:		Friday, September 11, 2020		Sheet	54

Main Function:



Reserve

Security Classification		Compal Secret Data				<b>Compal Electronics, Inc.</b>					
Issued Date		2018/04/01		Deciphered Date		2019/04/01		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						<b>(RSVD)</b>					
						Size	Document Number			Rev	
						LA-K033P			1.0		
						Date:		Friday, September 11, 2020		Sheet	55

Main Func = Audio




CONN	Pin	Net name
Pin1	1	SPK_R+
Pin2	2	SPK_R-
Pin3	3	SPK_L+
Pin4	4	SPK_L-



Main Func = Audio Jack

Universal Jack  
(Global Headset Jack + mic phone in + line in support)



Main Function:

Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				(RSVD)	
				Size	Rev
				Document Number	1.0
				LA-K033P	
Date:		Friday, September 11, 2020		Sheet	57 of 101



Main Func = EC





TABLE 2-6: STRAP PINS			
Pin Name	Strap Name	Strap define and value	I/O Power rail
GPIO170	JTAG_STRAP	1=Use the JAG TAP Controller for Boundary Scan 0=The JTAG TAP Controller is used for debug (normal operation)	VTR1
GPIO104	VTR2_STRAP	Voltage Level strap is used to determine if the Shared Flash interface must be configured for 3.3V or 1.8V operation 1= 3.3V Operation 0= 1.8V Operation	VTR1
GPIO045	CR_STRAP	Crisis Recovery Strap 1=Normal Boot Source 0=Use the Private SPI pins to boot from Crisis Recovery flash over Keyscan connector Note: This pin requires an external pull-up for normal operation.	VTR1
GPIO207	CMP_STRAP	CMP_STRAP is the Comparator 0 Strap pin. This strap must be enabled in EFUSE 1=Hardware Default (GPIO input) 0=Comparator 0 Enabled	VTR1
GPIO055/SHD_CS 0#	BSS_STRAP	Boot Source Select Strap 1=Use the Shared SPI pins for Boot 0=Use the eSPI Flash Channel for Boot	VTR2
GPIO227/SHD_IQ2	PWRGD_STRAP	Primary Power rails good 1 = Primary power rails are good 0 = Primary power rails not stable	VTR2

Main Function: WDT circuit




FUNCTION TABLE		
INPUTS		
CLR	A	B
L	X	X
X	H	X
X	X	L
H	L	↑
H	↓	H
↑	L	H
OUTPUTS		
Q		
L		
L <sup>(1)</sup>		
L <sup>(1)</sup>		
↓		
↓		
↓		

t <sub>w</sub> OUT <sup>(2)</sup>	Q	C <sub>ext</sub> = 28 pF, R <sub>ext</sub> = 2 kΩ	225	600	190	220	170	200	150	180	ns
		C <sub>ext</sub> = 0.01 μF, R <sub>ext</sub> = 10 kΩ	100	110	100	110	100	110	100	110	μs
		C <sub>ext</sub> = 0.1 μF, R <sub>ext</sub> = 10 kΩ	1	1.1	1	1.1	1	1.1	1	1.1	ms

Main Function: S5 LID

S5 LID OPEN POWER ON



FUNCTION TABLE		
INPUTS		
CLR	A	B
L	X	X
X	H	X
X	X	L
H	L	↑
H	↓	H
↑	L	H
OUTPUTS		
Q		
L		
L <sup>(1)</sup>		
L <sup>(1)</sup>		
↓		
↓		
↓		

Main Function:

Reserve

Security Classification		Compal Secret Data				<b>Compal Electronics, Inc.</b>					
Issued Date		2018/04/01		Deciphered Date		2019/04/01		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						<b>(RSVD)</b>					
						Size	Document Number			Rev	
						LA-K033P			1.0		
						Date:		Friday, September 11, 2020		Sheet	60




Main Function:


Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				(RSVD)	
				Size	Rev
				Document Number	1.0
				LA-K033P	
Date:		Friday, September 11, 2020		Sheet	62 of 101

Main Func = KB




Main Func = TPAD




Main Func = Battery LED

Low actived from KBC GPIO

BJT  
R1: 47 K  
R2: 10 K



M\_BIST feature



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	Keyboard/Touch Pad/Thermal/FAN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Size Document Number
					LA-K033P
					Rev 1.0
					Date: Friday, September 11, 2020
					Sheet 63 of 101



Main Function:

Reserve


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				(RSVD)	
				Size	Rev
				Document Number	1.0
				LA-K033P	
Date:		Friday, September 11, 2020		Sheet	64 of 101

Main Function:

Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2018/04/01	Deciphered Date	2019/04/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title		(RSVD)	
		Size	Document Number		Rev
			LA-K033P		1.0
Date:		Friday, September 11, 2020		Sheet	65 of 101


Main Func = FPR




Main Func = OTP




Main Func = Thermal




Main Func = TPM



Main Func = RTC



Main Func = HDD&FFS




CONN		FFC
GND	S1	1
A+	S2	2
A-	S3	3
GND	S4	4
B-	S5	5
B+	S6	6
GND	S7	7
DEVSLP	P3	8
5V	P7	10
5V	P8	11
5V	P9	12
GND	P10	
Device Activity	P11	9

Main Func = ODD

Cancel ODD

NGFF Key M



Main Func = eMMC

Security Classification		Compal Secret Data		Title	
Issued Date		2018/04/01	Deciphered Date	2019/04/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				eMMC (RSVD)	
Size	Document	Number	Rev		
		LA-K033P	1.0		
Date:	Friday, September 11, 2020			Sheet	69 of 101




Main Function:


Reserve

Security Classification		Compal Secret Data				<b>Compal Electronics, Inc.</b>					
Issued Date		2018/04/01		Deciphered Date		2019/04/01		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						<b>(RSVD)</b>					
						Size	Document Number			Rev	
						LA-K033P			1.0		
						Date:		Friday, September 11, 2020		Sheet	70


Main Func = USB3.0 Port1



Maximum Output Current 2A



Main Func = USB3.0 Port2





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB3.0
				Size Document Number
				LA-K033P
				Rev 1.0
				Date: Friday, September 11, 2020
				Sheet 71 of 101

Main Function:

Reserve


Security Classification		Compal Secret Data				<b>Compal Electronics, Inc.</b>					
Issued Date		2018/04/01		Deciphered Date		2019/04/01		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						<b>(RSVD)</b>					
						Size	Document Number			Rev	
						LA-K033P			1.0		
						Date:		Friday, September 11, 2020		Sheet	72

Main Func = USB2.0 Port3 + Card Reader on IO/B



USB2.0/Card Reader connector

CardReader  
USB2.0 Port



Main Function:

Reserve

Security Classification		Compal Secret Data				<b>Compal Electronics, Inc.</b>							
Issued Date		2018/04/01		Deciphered Date		2019/04/01		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						<b>DOCK(RSVD)</b>							
						Size		Document Number				Rev	
								<b>LA-K033P</b>				1.0	
						Date:		Friday, September 11, 2020		Sheet		74 of 101	






Main Function:





Reserve

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2018/04/01	Deciphered Date	2019/04/01	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title		(RSVD)	
		Size	Document Number		Rev
			LA-K033P		1.0
Date:		Friday, September 11, 2020		Sheet	76 of 101


**Main Func = Power BTN** Low actived from KBC GPIO




**Screw hole/FD**



**FAN**




**PCB PN**




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWRBTN/PCB PN//SCREW/FAN	
				Size	Rev
				Document Number	1.0
				LA-K033P	
				Date: Friday, September 11, 2020	Sheet 77 of 101


+5VS / +3VS for System



+3VALW TO +3VALW\_PCH




RSMRST circuit




Change to pop

VCCSTG




+1.2V\_VDDQ TO +1.2V\_VCCPLL\_OC


Sequence Logic



IMVP\_VR\_ON&VCCST\_PWRGD







VCCST









FUNCTION TABLE

FUNCTION TABLE			
INPUTS			OUTPUT
C	B	A	Y
L	L	L	L
L	L	H	L
L	H	L	L
L	H	H	H
H	L	L	L
H	L	H	H
H	H	L	L
H	H	H	H

# Main Func = Debug connector




XDP\_ITP\_PMODE  
DFX TEST MODE  
INTERNAL PD 20K  
HIGH: DFX TEST MODE DISABLED (DEFAULT)  
LOW: DFX TEST MODE ENABLED



## Power Monitor

RB14 Close to F1  
RB1 Close to F1  
RB2 Close to R8  
RB3 Close to R8  
RB4 Close to PC234  
RB15 Close to PC234  
RB5 Close to PRB01  
RB6 Close to PRB01



RB13 Close to RW1  
RB7 Close to RW1  
RB8 Close to RS32  
RB9 Close to RS32  
RB10 Close to PJPM01  
RB16 Close to PJPM01  
RB11 Close to PJG2  
RB12 Close to PJG2

2	4	6	8	10	12	14	16	18	20
P1+	P1-	P2+	P2-	CLK	GND	P7-	P7+	P8-	P8+
P4+	P4-	P3+	P3-	DATA	3.3V	P6-	P6+	P5-	P5+
1	3	5	7	9	11	13	15	17	19

Security Classification	Compal Secret Data		Title	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	2019/04/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Date:	Friday, September 11, 2020	Sheet	79 of 101	

5					4					3					2					1				
D																								
C																								
B																								
A																								


Reserve

DELL CONFIDENTIAL/PROPRIETARY

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2019/05/10	Deciphered Date	2024/05/10	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Reserve for PWR		
				Size	Document Number	Rev
					LA-K033P	0.1
				Date:	Friday, September 11, 2020	Sheet 81 of 101



Main Func = DCIN CONN




Bat tery Bat Side

PIN1 GND  
PIN2 GND  
PIN3 GND  
PIN4 SYS\_PRES  
PIN5 BATT\_PRS  
PIN6 DAT\_SMB  
PIN7 CLK\_SMB  
PIN8 Bat t+  
PIN9 Bat t+  
PIN10 Bat t+  
SP021412220

ACES\_50458-01001-P01\_10P-T


Adapter protection

if battery removed, adaptor only,  
then trigger the H\_PROCHOT#,  
keep @ in BOM since battery can not  
be removed by end user




Battery protection

asserts H\_PROCHOT# when adaptor is  
unplugged, keep low for 10ms  
till SW PROCHOT# is issued by EC



Erp lot6 Circuit




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Security Classification		Compal Secret Data		Title	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.1
Date: Friday, September 11, 2020				Sheet	82 of 101

**Main Func = BATT CONN**



PIN1 GND  
PIN2 GND  
PIN3 GND  
PIN4 SYS\_PRES  
PIN5 BATT\_PRS  
PIN6 DAT\_SMB  
PIN7 CLK\_SMB  
PIN8 Bat t+  
PIN9 Bat t+  
PIN10 Bat t+  
SP021412220


**ACES\_50458-01001-P01\_10P-T**



DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title <b>PWR BATT CONN</b>			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				LA-K033P		0.1	
Date:		Friday, September 11, 2020		Sheet	83	o f 101	


Main Func = CHARGER



Lgate capacitance	Effective LDO output Capacitance (post-derating)
1nF	0.4uF
2nF	0.4uF
5nF	0.4uF
6.5nF	0.4uF
10nF	0.4uF
15nF	0.8uF
20nF	0.8uF
25nF	1uF
30nF	1uF


CPN	Value	Effective capacitance	Renesas recommend
DCIN	SE000013880	4.7uF_0603_25V	0.4uF
VDD	SE000013780	2.2uF_0402_16V	0.55uF
VDDP	SE000013780	2.2uF_0402_16V	0.55uF
CBOOT	SE00000WA00	0.47uF_0402_25V	0.22uF

Main Func = 3.3VALWP/5VALWP




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2019/05/10	Deciphered Date	2024/05/10	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR_3.3VALWP/5VALWP		
				Size	Document Number	Rev
					LA-K033P	0.
				Date:	Friday, September 11, 2020	Sheet 85 of 101

Main Func = +1.2V\_DDR/+0.6V\_DDR\_VTT/+2.5VP



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/05/10	Deciphered Date	2024/05/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR +1.2V_MEN/+0.6V_/+2.5VP	
Size		Document Number		Rev	
		LA-K033P		0.1	
Date:		Friday, September 11, 2020		Sheet 86 of 101	


Main Func = +1.8VALWP / +1.05VALWP



+1.8V\_PRIM  
TDC 1.6 A  
Peak Current 2.3 A  
OCP Current 2.8A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/05/10	Deciphered Date	2024/05/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR +1.8VALWP	
Size		Document Number			Rev
		LA-K033P			0.1
Date:		Friday, September 11, 2020		Sheet	87 of 101







DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/11/05	Deciphered Date	2014/12/15	Title PWR_VCCIN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-K033P	
				Date:	Friday, September 11, 2020
				Sheet	88 of 101

Frequency 750KHz


Baseline  
UP3\_4+2 15W (U42)  
ICCMAX=47A  
TDC=30A

Baseline  
UP3\_4+2 28W (U42)  
ICCMAX=55A  
TDC=36A





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/04/01	Deciphered Date	2019/04/01	Title	PWR_VCCIN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-K033P	
				Date:	Friday, September 11, 2020
				Sheet	89 of 101

Main Func = VCCIN/ VCCIN\_AUX




Primary side :  
330U\_R9 \*2  
22U\_0603 \*14




+VCCIN\_AUX


330U\_R9 \*1  
22U\_0603 \*25



+VCCIN\_AUX



+VCCIN\_AUX



5/21  
Validation result

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2019/05/10	Deciphered Date	2024/05/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR VCCIN/ VCCIN_AUX	
				Size	Document Number
				LA-K033P	
				Date:	Friday, September 11, 2020
				Sheet	90 of 101
				Rev	0.1

Main Func = VCCIN\_AUX

ICCMAX=27A  
TDC=14A  
DC LL=1.8m (mV/A)  
AC LL=TBD

OCF is Lowside MOSFET Rdson sense

2/18 change OCF

5/13  
EMI approve to  
down size

Rdc=1.19mohm

2/24 vendor recommend

2/18  
pop from vendor comment

3/18  
pop from vendor comment

5V: 800KHz  
Float: 600KHz  
GND: 400KHz


VCCIN\_AUX VID Follow Intel PDG Rev0.71

VID1	VID0	+VCCIN_AUX Voltage
0	0	0
0	1	1.1
1	0	1.65
1	1	1.8

DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2019/05/10	Deciphered Date	2024/05/10	Title	PWR VCCIN_AUX
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-K033P
				Date:	Friday, September 11, 2020
				Sheet	91 of 101
				Rev	0.1


Main Func = VGA CORE




Operation Phase Number	PSI Voltage Setting
1phase with DEM	0V to 0.4V
1phase with CCM	0.7V to 0.88V
2phase with DEM	1.08V to 1.35V
2phase with CCM	1.6V to 5.5V

+GPU_CORE (N17S-G3)		
TDC=29.8A		
Peak Current 58.7A		
OCP= 70A		
DCR:0.98mohm +-5%		
TYP MAX		
H/SRds (on) :	8.2mohm	10.5mohm
L/SRds (on) :	2.8mohm	3.5mohm

Main Func = VGA CORE




+GPU\_CORE Under GPU Core



4.7U\_0603 \*12  
1U\_0402 \*5


+GPU\_CORE Near GPU Core



10U\_0603 \*11  
22U\_0603 \*4  
4.7U\_0603 \*4

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2019/05/10		Deciphered Date		2024/05/10		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						GPU Decoupling					
						Size		Document Number		Rev	
								LA-K033P		0.1	
						Date:		Friday, September 11, 2020		Sheet 93 of 101	

**Main Func = +1.35VG PUP**




Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>		
Issued Date	2019/05/10	Deciphered Date	2024/05/10	Title <b>PWR +1.35VGPUP</b>		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number <b>LA-K033P</b>	Rev 0.1
				Date:	Friday, September 11, 2020	Sheet 94 of 101



Reserve

DELL CONFIDENTIAL/PROPRIETARY

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2019/05/10	Deciphered Date	2024/05/10	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Reserve for PWR		
				Size	Document Number	Rev
					LA-K033P	0.1
				Date:	Friday, September 11, 2020	Sheet 95 of 101



Security Classification		Compal Secret Data				Compal Electronics, Inc.									
Issued Date		2019/05/10		Deciphered Date		2024/05/10		Title							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								NO SMOKE							
								Size	Document Number					Rev	
									LA-K033P					0.1	
								Date:		Friday, September 11, 2020			Sheet		96 of 101

Reserve

DELL CONFIDENTIAL/PROPRIETARY

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2019/05/10	Deciphered Date	2024/05/10	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Reserve for PWR		
				Size	Document Number	Rev
					LA-K033P	0.1
				Date:	Friday, September 11, 2020	Sheet 97 of 101

Reserve

DELL CONFIDENTIAL/PROPRIETARY

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2019/05/10	Deciphered Date	2024/05/10	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Reserve for PWR		
				Size	Document Number	Rev
					LA-K033P	0.1
				Date:	Friday, September 11, 2020	Sheet 98 of 101

Reserve

DELL CONFIDENTIAL/PROPRIETARY

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2019/05/10	Deciphered Date	2024/05/10	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Reserve for PWR		
				Size	Document Number	Rev
					LA-K033P	0.1
				Date:	Friday, September 11, 2020	Sheet 99 of 101

Version Change List ( P. I. R. List )

Item	Page #	Date	Request Owner	Issue Description	Solution Description	Rev.
1.						
2.						
3.						
4.						
5.						
6.						
7.						
8.						
9.						
10.						

DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data				Compal Electronics, Inc.		
Issued Date		2019/05/10	Deciphered Date	2024/05/10	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					PWR P.I.R			
					Size	Document Number	Rev	0.1
					LA-K033P			
					Date:	Friday, September 11, 2020	Sheet	100 of 101

### Version Change List ( P. I. R. List )

## DVT1 EE change list

Design Change								
Item	Date	Page	Part reference	Change description	Reason	Schematic	Bom	Layout
Based on 05/15								
1	2018/5/17	8		Add RC207, CPU_SPI_0_CS#1	For 2nd ROM	Y	N	Y
2	2018/5/17	66		Del JP7, short +5VS and +5VS_ODD	Optimal B+ routing	Y	N	Y
3	2018/5/17	14		CC52,CC48,CC51,C5 change to 0402	meet purchase requirement	Y	Y	Y
4	2018/5/17	29		CV73-CV78, CV100-CV109 change to 0402	meet purchase requirement	Y	Y	Y
5	2018/5/17	71		del CU3,CU8 CU4,CU9 1U change to 4.7U	meet purchase requirement	Y	Y	Y
6	2018/5/20			Del CS6,CU3,CU8; CU13,CU16,C8,C35,C39 change to 0201,CT1 change to 0603	MLCC downsize	Y	Y	Y
7	2018/5/25			Del C34,R68,R69,R70,R71; U2 change Footprint	For 17" Touch	Y	N	Y
8	2018/6/4	38		Connect UC1.CC30 to R72, Add RC208,RC209	For 17" Touch	Y	N	Y
9	2018/6/4			C27,CT14,CU10,CU11,CU5,CU6,CU17 change to 0603	MLCC downsize	Y	Y	Y
10	2018/6/4	31		CV161,CV162,CV163,CV164,CV165,CV166,CV167,CV168,CV169,CV170,CV182,CV183,CV184,CV185,CV186,CV187,CV188,CV189,CV190,CV191.CL16 change to 0201	MLCC downsize	Y	Y	Y
11	2018/6/13	56		CA16 change to 0402	MLCC downsize	Y	Y	Y
12	2018/7/4	65		add Rx10-14	co-lay ST TPM	Y	N	Y
13	2018/7/4			add CC75(pop),CZ41,CC76,CC77,CC78,CC79	For ESD requirement	Y	Y	Y
14	2018/7/6	65		add Rx15-RX19	co-lay China TPM	Y	N	Y

## DVT2 EE change list

Design Change								
Item	Date	Page	Part reference	Change description	Reason	Schematic	Bom	Layout
Based on 07/16								
1	2018/8/14	66	RX20,RX21,RX22	reserve 0 ohm 0402	reserve for china TPM	Y	N	Y
2	2018/8/15	38	R96	reserve 0 ohm 0201	disconnct B+	Y	N	Y
3			EU1,EU3,EU8,EU9	SC300002C00=>SC300001Y00	ESD require	Y	Y	N
4		71	RE1	SD034178280=>SD034270280 17.8K change to 27K	EC board ID	Y	Y	N
5			CC54,CC57		fixed 1.05 OVP(BITS382716)	Y	Y	N
6			UF22	SA00007XR00=>SA00008R600(Vccio load switch)	fixed 1.05 OVP(BITS382716)	Y	Y	N
7				Remove Typec configuration	Dell PCR	N	Y	N
8			CC64,CC52,CC59,CC17,CC15,CC18,CC19	0402 1u =>0201 1u	MLCC downsize	Y	Y	Y
9			R52	7.15K =>6.49K	Fixed OTP issue(BITS383003)	Y	Y	N